- Advertisement -
The Job is closed. Check the latest active jobs here
Location: Bangalore
Company: Google
About the job
- Our computational challenges are so big, complex, and unique that we can’t just purchase off-the-shelf hardware, we’ve got to make it ourselves. Your team designs and builds the hardware, software and networking technologies that power all of Google’s services. As a Hardware Engineer, you design and build the systems that are the heart of the world’s largest and most powerful computing infrastructure. You develop from the lowest levels of circuit design to large system design and see those systems all the way through to high-volume manufacturing. Your work has the potential to shape the machinery that goes into our cutting-edge data centers affecting millions of Google users.
- With your technical expertise, you lead projects in multiple areas of expertise (i.e., engineering domains or systems) within a data center facility, including construction and equipment installation/troubleshooting/debugging with vendors.
- As an ASIC Design Verification Engineer, you will be part of a Research and Development team developing high-performance hardware and software to enable Google’s continuous innovations. Your responsibilities include building verification components, constrained-random testing, end-to-end system testing, and verification closure.
- Google’s mission is to organize the world’s information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people’s lives better through technology.
Responsibilities
- Plan the verification of complex digital design blocks by fully understanding the design specification and interacting with design engineers to identify important verification scenarios.
- Create and enhance constrained-random verification environments using SystemVerilog and UVM, or formally verify designs with SVA and industry-leading formal tools.
- Identify and write all types of coverage measures for stimulus and corner cases.
- Debug tests with design engineers to deliver functionally correct design blocks.
- Close coverage measures to identify verification holes and to show progress towards tape-out.
Minimum qualifications:
- Bachelor’s degree in Electrical Engineering or Computer Science or equivalent practical experience.
- Experience verifying digital logic at RTL using SystemVerilog for FPGAs and ASICs.
- Experience verifying digital systems with standard IP components/interconnects, including microprocessor cores and hierarchical memory subsystems.
- Experience creating/using verification components and environments in methodology (VMM, OVM, UVM).
Preferred qualifications:
- Master’s degree in Electrical Engineering or Computer Science with 3 years of relevant experience, or Ph.D. in Electrical Engineering or Computer Science.
- Experience with image processing, computer vision, and/or machine learning applications.
- Experience prototyping and debugging systems on Field Programmable Gate Array (FPGA) platforms.
- Experience with performance verification of ASIC components.
- Experience with verification techniques.
- Familiarity with ASIC standard interfaces and memory system architecture.
