Big players are turning to RISC-V, with plans for integration already in motion. Its adaptability in tailoring ISA extensions suits specific solutions in AI silicon development and multi-core SoC designs. Gaining momentum, RISC-V is challenging norms and democratising cutting-edge tech
The kind of flexibility that RISC-V provides designers has led to a revolution in the semiconductor industry. It is no longer a single party playing field. Multiple cores within a chip now originate from multiple parties (third party IPs).
With increasing computational complexity and decreasing chip size, Dennard’s scaling has begun to reach its limits. Dennard’s scaling is a guide for optimised shrinking of a semiconductor chip to enhance performance without increasing power usage.
What is RISC-V?
RISC-V is an open standard instruction set architecture (ISA), a guideline on how software can instruct a processor. It is based on reduced instruction set computer (RISC) architecture. The RISC-V movement started at the University of California, Berkeley, in 2010.
What’s so special about RISC-V anyway?—Its openness. RISC-V ISA allows designers to customise and extend this ISA to add specialised instructions and meet specific requirements of an SoC design. Now, who doesn’t want that!
Please register to view this article or log in below. Tip: Please subscribe to EFY Prime to read the Prime articles.
